EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER

07283731

PUBLICATION DATE

27-10-95

APPLICATION DATE

APPLICATION NUMBER

: 09-01-95 : 07001231

APPLICANT : N

MATSUSHITA ELECTRIC IND CO LTD;

INVENTOR:


KUREHA TAKESHI:

INT.CL.

H03L 7/14 H03L 7/08 H03L 7/22

TITLE

SYNCHRONIZING SIGNAL CIRCUIT



ABSTRACT :

PURPOSE: To provide a synchronizing signal circuit which can normally construct a PLL even when the input synchronizing signals are omitted or discontinuous.

CONSTITUTION: The omitted input synchronizing signals are supplied through an input terminal 1 and given to an AFC circuit 2 consisting of a phase discrimination circuit 5, an LPF 6, a voltage control oscillation circuit 7 and an integration circuit 8. The circuit 5 integrates the oscillation output signal received from the circuit 7 by the circuit 8 and compares this integrated signal with the input synchronizing signal in terms of levels to detect a phase difference between both signals. Furthermore the circuit 5 is identical with a symmetrical phase discrimination circuit that is balanced to the input synchronizing signal and therefore excels in the resistance to the impulsive noises and the weak electric field characteristic. Thus the output DC potential never extremely varies even if the input synchronizing signal is ornitted or supplied to the circuit 5. Therefore the output waveform of the circuit 7 has its frequency and phase approximately equal to those of the input synchronizing signal even when this signal is omitted.

COPYRIGHT: (C)1995,JPO